An Architecture for Testable VLSI Processors.

Satish M. Thatte, D. S. Ho, H.-T. Yuan, Thirumalai Sridhar, Theo J. Powell

Browse the full ITC paper archive.