An accurate simulation model of the ATE test environment for very high speed devices.

Thomas P. Warwick, Jung Cho, Yi Cai, Bill Ortner

Browse the full ITC paper archive.