A Technique Using PUFs for Protecting Circuit Layout Designs against Reverse Engineering.

Dai Yamamoto, Masahiko Takenaka, Kazuo Sakiyama, Naoya Torii

Browse the full IWSEC paper archive.