Design of a testable RISC-to-CISC control architecture.

Yashwant K. Malaiya, Sheng Feng

Browse the full MICRO paper archive.