Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip.

Debora Matos, Gianluca Palermo, Vittorio Zaccaria, Cezar Reinbrecht, Altamiro Amadeu Susin, Cristina Silvano, Luigi Carro

Browse the full MICRO paper archive.