A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus.

Tim J. Stanley, Michael Upton, Patrick Sherhart, Trevor N. Mudge, Richard B. Brown

Browse the full MICRO paper archive.