A comprehensive instruction fetch mechanism for a processor supporting speculative execution.

Tse-Yu Yeh, Yale N. Patt

Browse the full MICRO paper archive.