An Implementation of a Fault-Tolerant 2D Systolic Array on FPGAs and Its Evaluation.

Tadayoshi Horita, Itsuo Takanami

Browse the full PDPTA paper archive.