A case study of system synthesis with non-synthesizable components using extended VHDL.

J. D. Sterling Babcock, Apostolos Dollas

Browse the full RSP paper archive.