(System)Verilog to Chisel Translation for Faster Hardware Design.

Jean Bruant, Pierre-Henri Horrein, Olivier Muller, Tristan Grolat, Frdric Ptrot

Browse the full RSP paper archive.