Pseudo Vector Processor Based on Register-Windowed Superscalar Pipeline.

Kisaburo Nakazawa, Hiroshi Nakamura, Hiromitsu Imori, Shun Kawabe

Browse the full SC paper archive.