Skip to content

Hiroshi Nakamura

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

64

Venues

30

Active years

1990–2026

Best venue rank

A*

Where they publish

Papers

64 indexed papers, newest first.

YearVenueTitleAuthors
2026COMPSACDataflow-Oriented Classification and Performance Analysis of GPU-Accelerated Homomorphic Encryption.Ai Nozaki, Takuya Kojima, Hiroshi Nakamura, Hideki Takase
2025COMPSACExploring the Possibility of TypiClust for Low-Budget Federated Active Learning.Yuta Ono, Hiroshi Nakamura, Hideki Takase
2023COMPSACAn asynchronous federated learning focusing on updated models for decentralized systems with a practical framework.Yusuke Kanamori, Yusuke Yamasaki, Shintaro Hosoai, Hiroshi Nakamura, Hideki Takase
2023RTCSAILP Based Mapping for Elastic CGRAs.Makoto Saito, Takuya Kojima, Hideki Takase, Hiroshi Nakamura
2022DASCmdx: A Cloud Platform for Supporting Data Science and Cross-Disciplinary Research Collaborations.Toyotaro Suzumura, Akiyoshi Sugiki, Hiroyuki Takizawa, Akira Imakura, Hiroshi Nakamura, Kenjiro Taura, Tomohiro Kudoh, Toshihiro Hanawa, Yuji Sekiya, Hill Hiroki Kobayashi, Yohei Kuga, Ryo Nakamura, Renhe Jiang, Junya Kawase, Masatoshi Hanai, Hiroshi Miyazaki, Tsutomu Ishizaki, Daisuk Shimotoku, Daisuke Miyamoto, Kento Aida, Atsuko Takefusa, Takashi Kurimoto, Koji Sasayama, Naoya Kitagawa, Ikki Fujiwara, Yusuke Tanimura, Takayuki Aoki, Toshio Endo, Satoshi Ohshima, Keiichiro Fukazawa, Susumu Date, Toshihiro Uchibayashi
2022PDPGraphDEAR: An Accelerator Architecture for Exploiting Cache Locality in Graph Analytics Applications.Siyi Hu, Masaaki Kondo, Yuan He, Ryuichi Sakamoto, Hao Zhang, Jun Zhou, Hiroshi Nakamura
2021COMSNETSDynamic Power Management for 5G Small Cell Base Station.Yuta Suzuki, Ryuichi Sakamoto, Hiroshi Nakamura
2021SmartCompNew LDoS Attack in Zigbee Network and its Possible Countermeasures.Satoshi Okada, Daisuke Miyamoto, Yuji Sekiya, Hiroshi Nakamura
2019ICCDPower Management of Wireless Sensor Nodes with Coordinated Distributed Reinforcement Learning.Shaswot Shresthamali, Masaaki Kondo, Hiroshi Nakamura
2017IECONDual notch-type high-order frinction-free force observers for force sensorless fine force control.Toshimasa Miyazaki, Naoki Kamiya, Hiroshi Nakamura, Yuki Yokokura, Kiyoshi Ohishi
2016IECONFine force control without force sensor based on reaction force estimation system considering static friction and kinetic friction.Hiroshi Nakamura, Kiyoshi Ohishi, Yuki Yokokura, Toshimasa Miyazaki, Akifumi Tsukamoto
2015CECSuggestion-based interactive video digest design by user-system cooperative evolution.Hiroshi Nakamura, Satoshi Ono
2015ICCDImmediate sleep: Reducing energy impact of peripheral circuits in STT-MRAM caches.Eishi Arima, Hiroki Noguchi, Takashi Nakada, Shinobu Miwa, Susumu Takeda, Shinobu Fujita, Hiroshi Nakamura
2015ICCDRuntime multi-optimizations for energy efficient on-chip interconnections1.Yuan He, Masaaki Kondo, Takashi Nakada, Hiroshi Sasaki, Shinobu Miwa, Hiroshi Nakamura
2015IECONPosition sensorless control with accelerometer for linear and curvilinear synchronous motor.Yoshiyasu Takase, Hiroshi Nakamura, Minoru Koga, Toru Shikayama, Akihito Toyota
2015SCProfile-based power shifting in interconnection networks with on/off links.Shinobu Miwa, Hiroshi Nakamura
2014ASPDACNormally-off computing project: Challenges and opportunities.Hiroshi Nakamura, Takashi Nakada, Shinobu Miwa
2014ASPDACDesign and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors.Kimiyoshi Usami, Masaru Kudo, Kensaku Matsunaga, Tsubasa Kosaka, Yoshihiro Tsurui, Weihan Wang, Hideharu Amano, Hiroaki Kobayashi, Ryuichi Sakamoto, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura
2014DATEDesign and evaluation of fine-grained power-gating for embedded microprocessors.Masaaki Kondo, Hiroaki Kobayashi, Ryuichi Sakamoto, Motoki Wada, Jun Tsukamoto, Mitaro Namiki, Weihan Wang, Hideharu Amano, Kensaku Matsunaga, Masaru Kudo, Kimiyoshi Usami, Toshiya Komoda, Hiroshi Nakamura
2014IECONProposal of position sensorless control and torque ripple compensation based on torque sensor feedback.Yoshiyasu Takase, Hiroshi Nakamura, Takashi Mamba, Fei Zhao
2013DATED-MRAM cache: enhancing energy efficiency with 3T-1MTJ DRAM/MRAM hybrid memory.Hiroki Noguchi, Kumiko Nomura, Keiko Abe, Shinobu Fujita, Eishi Arima, Kyundong Kim, Takashi Nakada, Shinobu Miwa, Hiroshi Nakamura
2013FPLDemonstration of a heterogeneous multi-core processor with 3-D inductive coupling links.Yusuke Koizumi, Noriyuki Miura, Yasuhiro Take, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura
2013ICCDPower capping of CPU-GPU heterogeneous systems through coordinating DVFS and task mapping.Toshiya Komoda, Shingo Hayashi, Takashi Nakada, Shinobu Miwa, Hiroshi Nakamura
2013ICPPIntegrating Multi-GPU Execution in an OpenACC Compiler.Toshiya Komoda, Shinobu Miwa, Hiroshi Nakamura, Naoya Maruyama
2013IECONProposal of step climbing of wheeled robot using slip ratio control.Masaki Higashino, Hiroshi Fujimoto, Yoshiyasu Takase, Hiroshi Nakamura
2013RSPPerformance modeling for designing NoC-based multiprocessors.Takashi Nakada, Shinobu Miwa, Keisuke Y. Yano, Hiroshi Nakamura
2012ASPDACA multi-Vdd dynamic variable-pipeline on-chip router for CMPs.Hiroki Matsutani, Yuto Hirata, Michihiro Koibuchi, Kimiyoshi Usami, Hiroshi Nakamura, Hideharu Amano
2012FPLCMA-Cube: A scalable reconfigurable accelerator with 3-D wireless inductive coupling interconnect.Yusuke Koizumi, Eiichi Sasaki, Hideharu Amano, Hiroki Matsutani, Yasuhiro Take, Tadahiro Kuroda, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura
2011ASPDACGeyser-2: The second prototype CPU with fine-grained run-time power gating.Lei Zhao, Daisuke Ikebuchi, Yoshiki Saito, M. Kamata, Naomi Seki, Yu Kojima, Hideharu Amano, Satoshi Koyama, Tatsunori Hashida, Y. Umahashi, D. Masuda, Kimiyoshi Usami, Keiji Kimura, Mitaro Namiki, Seidai Takeda, Hiroshi Nakamura, Masaaki Kondo
2011ISLPEDOn-chip detection methodology for break-even time of power gated function units.Kimiyoshi Usami, Yuya Goto, Kensaku Matsunaga, Satoshi Koyama, Daisuke Ikebuchi, Hideharu Amano, Hiroshi Nakamura
2010ASPDACGeyser-1: a MIPS R3000 CPU core with fine-grained run-time power gating.Daisuke Ikebuchi, Naomi Seki, Yu Kojima, M. Kamata, Lei Zhao, Hideharu Amano, Toshiaki Shirai, Satoshi Koyama, Tatsunori Hashida, Y. Umahashi, Hiroki Masuda, Kimiyoshi Usami, Seidai Takeda, Hiroshi Nakamura, Mitaro Namiki, Masaaki Kondo
2009ISLPEDCooperative shared resource access control for low-power chip multiprocessors.Noriko Takagi, Hiroshi Sasaki, Masaaki Kondo, Hiroshi Nakamura
2009VLSIDDesign and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression.Kimiyoshi Usami, Toshiaki Shirai, Tatsunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, Hiroshi Nakamura
2008ICCDA fine-grain dynamic sleep control scheme in MIPS R3000.Naomi Seki, Lei Zhao, Jo Kei, Daisuke Ikebuchi, Yu Kojima, Yohei Hasegawa, Hideharu Amano, Toshihiro Kashima, Seidai Takeda, Toshiaki Shirai, Mitsutaka Nakata, Kimiyoshi Usami, Tetsuya Sunata, Jun Kanai, Mitaro Namiki, Masaaki Kondo, Hiroshi Nakamura
2008ICDMDiscovering Implicit Redundancies in Network Communications for Detecting Inconsistent Values.Bogdan Tomoyuki Nassu, Takashi Nanya, Hiroshi Nakamura
2008PRDCDetecting Inconsistent Values Caused by Interaction Faults Using Automatically Located Implicit Redundancies.Bogdan Tomoyuki Nassu, Takashi Nanya, Hiroshi Nakamura
2007DATEInteractive presentation: Task scheduling under performance constraints for reducing the energy consumption of the GALS multi-processor SoC.Ryo Watanabe, Masaaki Kondo, Masashi Imai, Hiroshi Nakamura, Takashi Nanya
2007DSNFast Abstracts.Hiroshi Nakamura
2007ICCDPower reduction of chip multi-processors using shared resource control cooperating with DVFS.Ryo Watanabe, Masaaki Kondo, Hiroshi Nakamura, Takashi Nanya
2007PRDCA Proposal of New Dependable Database Middleware with Consistency and Concurrency Control.Takeshi Mishima, Hiroshi Nakamura
2006ISLPEDEnergy-efficient dynamic instruction scheduling logic through instruction grouping.Hiroshi Sasaki, Masaaki Kondo, Hiroshi Nakamura
2006KESA System Assisting Acquisition of Japanese Expressions Through Read-Write-Hear-Speaking and Comparing Between Use Cases of Relevant Expressions.Kohji Itoh, Hiroshi Nakamura, Shunsuke Unno, Jun'ichi Kakegawa
2005CCGRIDSecret sequence comparison on public grid computing resources.Ken-ichi Kurata, Hiroshi Nakamura, Vincent Breton
2005HPCAA Small, Fast and Low-Power Register File by Bit-Partitioning.Masaaki Kondo, Hiroshi Nakamura
2005SCMegaProto: 1 TFlops/10kW Rack Is Feasible Even with Only Commodity Technology.Hiroshi Nakashima, Hiroshi Nakamura, Mitsuhisa Sato, Taisuke Boku, Satoshi Matsuoka, Daisuke Takahashi, Yoshihiko Hotta
2004CIBCBSecret sequence comparison in distributed computing environments by interval sampling.Ken-ichi Kurata, Vincent Breton, Hiroshi Nakamura
2004SACMultidimensional support vector machines for visualization of gene expression data.Daisuke Komura, Hiroshi Nakamura, Shuichi Tsutsumi, Hiroyuki Aburatani, Sigeo Ihara
2004SRDSSkewed Checkpointing for Tolerating Multi-Node Failures.Hiroshi Nakamura, Takuro Hayashida, Masaaki Kondo, Yuya Tajima, Masashi Imai, Takashi Nanya
2003ASPDACPerformance optimization of synchronous control units for datapaths with variable delay arithmetic units.Euiseok Kim, Dong-Ik Lee, Hiroshi Saito, Hiroshi Nakamura, Jeong-Gun Lee, Takashi Nanya
2003ASPDACLogic optimization for asynchronous speed independent controllers using transduction method.Hiroshi Saito, Hiroshi Nakamura, Masahiro Fujita, Takashi Nanya
2003CCGRIDA Method to Find Uniq e Sequences on Distrib ted Genomic Databases.Ken-ichi Kurata, Vincent Breton, Hiroshi Nakamura
2003DATEDistributed Synchronous Control Units for Dataflow Graphs under Allocation of Telescopic Arithmetic Units.Euiseok Kim, Hiroshi Saito, Jeong-Gun Lee, Dong-Ik Lee, Hiroshi Nakamura, Takashi Nanya
2003ISCASControl signal sharing of asynchronous circuits using datapath delay information.Hiroshi Saito, Euiseok Kim, Masashi Imai, Nattha Sretasereekul, Hiroshi Nakamura, Takashi Nanya
2003ISCASA zero-time-overhead asynchronous four-phase controller.Nattha Sretasereekul, Hiroshi Saito, Masashi Imai, Euiseok Kim, Metehan zcan, K. Thongnoo, Hiroshi Nakamura, Takashi Nanya
2002PDPTARapid Analysis of Specificity of PCR Product on the Whole Genome.Ken-ichi Kurata, Christian Saguez, Gerald Dine, Hiroshi Nakamura
2002PRDCFormal Verification of a Pipelined Processor with New Memory.Hiroshi Nakamura, Takanori Arai, Masahiro Fujita
2000ICCDSCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing.Masaaki Kondo, Hideki Okawara, Hiroshi Nakamura, Taisuke Boku
1997ASPDACAdvanced processor design using hardware description language AIDL.Takayuki Morimoto, Kazushi Saito, Hiroshi Nakamura, Taisuke Boku, Kisaburo Nakazawa
1997ICCDA Data Alignment Technique for Improving Cache Performance.Preeti Ranjan Panda, Hiroshi Nakamura, Nikil D. Dutt, Alexandru Nicolau
1997ICSCP-PACS: A Massively Parallel Processor for Large Scale Scientific Calculations.Taisuke Boku, Ken'ichi Itakura, Hiroshi Nakamura, Kisaburo Nakazawa
1993ICSA Scalar Architecture for Pseudo Vector Processing Based on Slide-Windowed Registers.Hiroshi Nakamura, Taisuke Boku, Hideo Wada, Hiromitsu Imori, Ikuo Nakata, Yasuhiro Inagami, Kisaburo Nakazawa, Yoshiyuki Yamashita
1992SCPseudo Vector Processor Based on Register-Windowed Superscalar Pipeline.Kisaburo Nakazawa, Hiroshi Nakamura, Hiromitsu Imori, Shun Kawabe
1990CAVA Data Path Verifier for Register Transfer Level Using Temporal Logic Language Tokio.Hiroshi Nakamura, Yuji Kukimoto, Masahiro Fujita, Hidehiko Tanaka
1990ICCDPractical design assistance at register transfer level using a data path verifier.Hiroshi Nakamura, Yuji Kukimoto, Masahiro Fujita, Hidehiko Tanaka