Skip to content

Single-Error Hardened and Multiple-Error Tolerant Guarded Dual Modular Redundancy Technique.

Sai Aparna Aketi, Joycee Mekie, Hemal Shah

Year2018
ProceedingsVLSID

Browse the full VLSID paper archive.