Floorplan Evaluation with Timing-Driven Global Wireplanning, Pin Assignment and Buffer/Wire Sizing.

Christoph Albrecht, Andrew B. Kahng, Ion I. Mandoiu, Alexander Zelikovsky

Browse the full VLSID paper archive.