Skip to content

Impact of Technology Scaling on Metastability Performance of CMOS Synchronizing Latches.

Maryam Shojaei Baghini, Madhav P. Desai

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.