Test-Length Selection and TAM Optimization for Wafer-Level, Reduced Pin-Count Testing of Core-Based Digital SoCs.

Sudarshan Bahukudumbi, Krishnendu Chakrabarty

Browse the full VLSID paper archive.