Synthesis of Sequential Circuits for Robust Path Delay Fault Testability.

Sandeep Bhatia, Niraj K. Jha

Browse the full VLSID paper archive.