Skip to content

A VLSI architecture for cellular automata based parallel data compression.

Subarna Bhattacharjee, J. Bhattacharya, U. Raghavendra, Debashis Saha, Parimal Pal Chaudhuri

Year1996
ProceedingsVLSI Design

Browse the full VLSID paper archive.