Skip to content

Parimal Pal Chaudhuri

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

46

Venues

9

Active years

1985–2004

Best venue rank

National

Where they publish

Papers

46 indexed papers, newest first.

YearVenueTitleAuthors
2004ASPDACAn efficient design of non-linearSukanta Das, Debdas Dey, Subhayan Sen, Biplab K. Sikdar, Parimal Pal Chaudhuri
2004DASFAAFMACA: A Fuzzy Cellular Automata Based Pattern Classifier.Pradipta Maji, Parimal Pal Chaudhuri
2004ICONIPCellular Automata Based Pattern Classifying Machine for Distributed Data Mining.Pradipta Maji, Parimal Pal Chaudhuri
2003VLSIDDesign Of A Universal BIST (UBIST) Structure.Sukanta Das, Niloy Ganguly, Biplab K. Sikdar, Parimal Pal Chaudhuri
2003VLSIDSynthesis Of Programmable Current Mode Linear Analog Circuit.Baidya Nath Ray, Parimal Pal Chaudhuri, Prasanta Kumar Nandi, P. K. Ghosh
2003VLSIDCryptosystem Designed for Embedded System Security.Subhayan Sen, Sk. Iqbal Hossain, Kabirul Islam, Dipanwita Roy Chowdhury, Parimal Pal Chaudhuri
2003VLSIDA Pipeline Architecture for Encompression (Encryption + Compression) Technology.Chandrama Shaw, Debashis Chatterji, Pradipta Maji, Subhayan Sen, B. N. Roy, Parimal Pal Chaudhuri
2002ICICSCellular Automata Based Cryptosystem (CAC).Subhayan Sen, Chandrama Shaw, Dipanwita Roy Chowdhury, Niloy Ganguly, Parimal Pal Chaudhuri
2002VLSIDDesign of an On-Chip Test Pattern Generator without Prohibited Pattern Set (PPS).Niloy Ganguly, Biplab K. Sikdar, Parimal Pal Chaudhuri
2002VLSIDTest Solution for OTA Based Analog Circuits.Baidya Nath Ray, Parimal Pal Chaudhuri, Prasanta Kumar Nandi
2001ASPDACCellular automata as a built in self test structure.Biplab K. Sikdar, Debesh K. Das, Vamsi Boppana, Cliff Yang, Sobhan Mukherjee, Parimal Pal Chaudhuri
2001HiPCEvolving Cellular Automata Based Associative Memory for Pattern Recognition.Niloy Ganguly, Arijit Das, Pradipta Maji, Biplab K. Sikdar, Parimal Pal Chaudhuri
2001VLSIDDesign Of Multiple Attractor Gf (2p) Cellular AutomataFor Diagnosis Of Vlsi Circuits.Biplab K. Sikdar, Purnabha Majumder, Parimal Pal Chaudhuri, Niloy Ganguly
2001VLSIDHierarchical Cellular Automata As An On-Chip Test Pattern Generator.Biplab K. Sikdar, Purnabha Majumder, Monalisa Mukherjee, Parimal Pal Chaudhuri, Debesh K. Das, Niloy Ganguly
2000VLSIDTheory and Applications of Cellular Automata for VLSI Design and Testing.Parimal Pal Chaudhuri, Dipanwita Roy Chowdhury, Kolin Paul, Biplab K. Sikdar
2000VLSIDScalable Pipelined Micro-Architecture for Wavelet Transform.Kolin Paul, Parimal Pal Chaudhuri, Dipanwita Roy Chowdhury
2000VLSIDDesign of OTA Based Field Programmable Analog Array.Baidya Nath Ray, Parimal Pal Chaudhuri, Prasanta Kumar Nandi
2000VLSIDTheory and Application of GF(2p) Cellular Automata as On-chip Test Pattern Generator.Biplab K. Sikdar, Kolin Paul, Gosta Pada Biswas, Parimal Pal Chaudhuri, Vamsi Boppana, Cliff Yang, Sobhan Mukherjee
1999HiPCCellular Automata Based Transform Coding for Image Compression.Kolin Paul, Dipanwita Roy Chowdhury, Parimal Pal Chaudhuri
1999VLSIDA VLSI Architecture for On-Line Image Decompression Using GF(28) Cellular Automata.Kolin Paul, P. Dutta, Dipanwita Roy Chowdhury, Prasanta Kumar Nandi, Parimal Pal Chaudhuri
1998VLSIDGenetic Algorithm Based Approach for Integrated State Assignment and Flipflop Selection in Finite State Machine Synthesis.Santanu Chattopadhyay, Parimal Pal Chaudhuri
1998VLSIDEfficient Signatures with Linear Space Complexity for Detecting Boolean Function Equivalence.Santanu Chattopadhyay, Parimal Pal Chaudhuri
1997VLSIDA Parallel Architecture for Video Compression.Partha Sarathi Bhattacharjee, Sajal K. Das, Debashis Saha, D. Roychowdhury, Parimal Pal Chaudhuri
1997VLSIDParallel Decoder for Cellular Automata Based Byte Error Correcting Code.Santanu Chattopadhyay, Parimal Pal Chaudhuri
1996HiPCAn efficient encoding algorithm for image compression hardware based on cellular automata.Subarna Bhattacharjee, U. Raghavendra, Dipanwita Roy Chowdhury, Parimal Pal Chaudhuri
1996VLSIDA VLSI architecture for cellular automata based parallel data compression.Subarna Bhattacharjee, J. Bhattacharya, U. Raghavendra, Debashis Saha, Parimal Pal Chaudhuri
1996VLSIDCellular automata based architecture of a database query processor.Santanu Chattopadhyay, S. Mitra, Parimal Pal Chaudhuri
1996VLSIDArchitecture of a VLSI Chip for Modeling Amino Acid Sequence in Proteins.S. Mitra, S. Das, Parimal Pal Chaudhuri, Sukumar Nandi
1996VLSIDProgrammable cellular automata based testbed for fault diagnosis in VLSI circuits.Sukumar Nandi, Santanu Chattopadhyay, Parimal Pal Chaudhuri
1995VLSIDBoard level fault diagnosis using cellular automata array.Santanu Chattopadhyay, Dipanwita Roy Chowdhury, Subarna Bhattacharjee, Parimal Pal Chaudhuri
1995VLSIDTechnology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture.Santanu Chattopadhyay, Samir Roy, Parimal Pal Chaudhuri
1994VLSIDArchitecture for VLSI Design of CA Based Byte Error Correcting Code Decoders.Dipanwita Roy Chowdhury, Parimal Pal Chaudhuri
1994VLSIDA CAD Tool for Design of On-Chip Store & Generate Scheme.Sukumar Nandi, Vamsi Boppana, Parimal Pal Chaudhuri
1993VLSIDSynthesis of Self-Checking Sequential Machines Using Cellular Automata.Dipanwita Roy Chowdhury, Supratik Chakraborty, Parimal Pal Chaudhuri
1993VLSIDA Novel Scheme for Synthesis of Easily Testable Finite State Machines Using Cellular Automata.Susanta Misra, Biswadip Mitra, Parimal Pal Chaudhuri
1993VLSIDA Scheme for Synthesizing Testable VLSI Designs with Minimum Area Overhead.Biswadip Mitra, Parimal Pal Chaudhuri
1993VLSIDDelay Fault Test Generation with Cellular Automata.Sukumar Nandi, Vamsi Boppana, Supratik Chakraborty, Parimal Pal Chaudhuri, Samir Roy
1992VLSIDA Novel Scheme for Designing Error Correcting Codes Using Cellular Automata.Dipanwita Roy Chowdhury, Saugata Basu, Idranil Sen Gupta, Parimal Pal Chaudhuri
1992VLSIDA Low-Cost High-Capacity Associative Memory Design Using Cellular Automata.Dipanwita Roy Chowdhury, Idranil Sen Gupta, Parimal Pal Chaudhuri
1992VLSIDSynthesis of Self-Testable Sequential Logic Using Programmable Cellular Automata.Susanta Misra, Biswadip Mitra, S. Sengupta, Parimal Pal Chaudhuri
1992VLSIDCombined Synthesis of Easily Testable Datapath and Control Designs.Biswadip Mitra, Parimal Pal Chaudhuri
1992VLSIDAn Efficient State Assignment Technique using Least Commitment and Constraint Propagation Techniques.Biswadip Mitra, Parimal Pal Chaudhuri
1992VLSIDEstimating the Complexity of Synthesized Designs from FSM Specifications.Biswadip Mitra, Preeti Ranjan Panda, Parimal Pal Chaudhuri
1991ICCADA Flexible Scheme for State Assignment Based on Characteristics of the FSM.Biswadip Mitra, Preeti Ranjan Panda, Parimal Pal Chaudhuri
1986ITCA Divide and Conquer Testing Strategy for Detection of Multiple Faults by SFDTS.J. S. R. Subrahmanyam, Parimal Pal Chaudhuri
1985ICDCSDesign of a 'T' Fault Repairable Multiprocessor System.J. S. R. Subrahmanium, Parimal Pal Chaudhuri, Pabitra Pal Chaudhuri