Low-Energy BIST Design for Scan-based Logic Circuits.

Bhargab B. Bhattacharya, Sharad C. Seth, Sheng Zhang

Browse the full VLSID paper archive.