Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Complexity Of Minimum-Delay Gate Resizing.
Supratik Chakraborty
,
Rajeev Murgai
Venue
National
VLSID
Year
2001
Proceedings
VLSI Design
DBLP record
conf/vlsid/ChakrabortyM01 ↗
Browse the full
VLSID paper archive
.