Automatic Path-Delay Fault Test Generation for Combined Resistive Vias, Resistive Bridges, and Capacitive Crosstalk Delay Faults.

Shweta Chary, Michael L. Bushnell

Browse the full VLSID paper archive.