-1.1V to +1.1V 3: 1 Power Switch Architecture for Controlling Body Bias of SRAM Array in 28nm UTBB CMOS FDSOI.

Amit Chhabra, Vikas Rana

Browse the full VLSID paper archive.