Skip to content

Formal Methods for Analyzing the Completeness of an Assertion Suite against a High-Level Fault Model.

Sayantan Das, Ansuman Banerjee, Prasenjit Basu, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan, Limor Fix

Year2005
ProceedingsVLSI Design

Browse the full VLSID paper archive.