Skip to content

Design of an Optimal Test Pattern Generator for Built-in Self Testing of Path Delay Faults.

Debesh K. Das, Indrajit Chaudhuri, Bhargab B. Bhattacharya

Year1998
ProceedingsVLSI Design

Browse the full VLSID paper archive.