An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology.

Samiran DasGupta, Pradip Mandal

Browse the full VLSID paper archive.