Skip to content

A Merged Synthesis Technique for Fast Arithmetic Blocks Involving Sum-of-Products and Shifters.

Sabyasachi Das, Sunil P. Khatri

Year2008
ProceedingsVLSI Design

Browse the full VLSID paper archive.