Skip to content

An Efficiently Checkable Subset of TCTL for Formal Verification of Transition Systems with Delays.

Jatindra Kumar Deka, Pallab Dasgupta, P. P. Chakrabarti

Year1999
ProceedingsVLSI Design

Browse the full VLSID paper archive.