Skip to content

High Speed Clock and Data Recovery Circuit with Novel Jitter Reduction Technique.

Kunal Desai, Rajasekhar Nagulapalli, Vijay Krishna, Rajkumar Palwai, Pravin Kumar Venkatesan, Vijay Khawshe

Year2010
ProceedingsVLSI Design

Browse the full VLSID paper archive.