A 1.8 - 6.3 GHz Quadrature Ring VCO-based Fast-settling PLL for Wireline I/O in 55nm CMOS.

Javed S. Gaggatur

Browse the full VLSID paper archive.