A Capacitorless On-Chip LDO for Jitter Reduction in 7.2 Gbps HBM3E PHY Clock Network with Aging and Power Delivery Analysis.

Javed S. Gaggatur

Browse the full VLSID paper archive.