Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Improved Effective Capacitance Computations for Use in Logic and Layout Optimization.
Andrew B. Kahng
,
Sudhakar Muddu
Venue
National
VLSID
Year
1999
Proceedings
VLSI Design
DBLP record
conf/vlsid/KahngM99 ↗
Browse the full
VLSID paper archive
.