Skip to content

A 2.5Gbps Quad CMOS Transceiver Cell Using Regulated Supply Low Jitter PLL.

Vijay Khawshe, Pravin V. Kumar, Renu Rangnekar, Kapil Vyas, Kashi Prabu, Mahabaleshwara, Manish Jain, Navin K. Mishra, Abhijit Abhyankar

Year2007
ProceedingsVLSI Design

Browse the full VLSID paper archive.