Reducing Design Verification Cycle Time through Testbench Redundancy.

Aman Kokrady, Theo J. Powell, S. Ramakrishnan

Browse the full VLSID paper archive.