Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Leakage Power Estimation for Deep Submicron Circuits in an ASIC Design Environment.
Rahul Kumar
,
C. P. Ravikumar
Venue
National
VLSID
Year
2002
Proceedings
ASP-DAC/VLSI Design
DBLP record
conf/vlsid/KumarR02 ↗
Browse the full
VLSID paper archive
.