Efficient Technique to Reduce Gate Evaluations and Speed Up Fault Simulation.

P. R. Suresh Kumar, Mandyam-Komar Srinivas, James Jacob

Browse the full VLSID paper archive.