A 0.6V Retention VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology Using Adaptive Source Bias.

Ashish Kumar, G. S. Visweswaran

Browse the full VLSID paper archive.