Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A 140A 34ppm/°C 30MHz Clock Oscillator in 28nm CMOS Bulk Process.
Abhirup Lahiri
,
Anurag Tiwari
Venue
National
VLSID
Year
2013
Proceedings
VLSI Design
DBLP record
conf/vlsid/LahiriT13 ↗
Browse the full
VLSID paper archive
.