Interconnection Delay and Clock Cycle Selection in High Level Synthesis.

Hortensia Mecha, Milagros Fernndez

Browse the full VLSID paper archive.