Skip to content

Synthesis for Testability by Two-Clock Control.

Shashank K. Mehta, Kent L. Einspahr, Sharad C. Seth

Year1997
ProceedingsVLSI Design

Browse the full VLSID paper archive.