Skip to content

Evaluation of pausible clocking for interfacing high speed IP cores in GALS Framework.

Joycee Mekie, Supratik Chakraborty, Dinesh K. Sharma

Year2004
ProceedingsVLSI Design

Browse the full VLSID paper archive.