Design and FPGA Implementation of Power and Area Efficient Multi-Stage Accelerator for Depthwise Separable Convolutions.

Srishti Misra, Rahul Shrestha

Browse the full VLSID paper archive.