Skip to content

Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis.

Sajib Kumar Mitra, Ahsan Raja Chowdhury

Year2012
ProceedingsVLSI Design

Browse the full VLSID paper archive.