Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A Framework for Energy and Transient Power Reduction during Behavioral Synthesis.
Saraju P. Mohanty
,
N. Ranganathan
Venue
National
VLSID
Year
2003
Proceedings
VLSI Design
DBLP record
conf/vlsid/MohantyR03a ↗
Browse the full
VLSID paper archive
.