Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Improved Layout-Driven Area-Constrained Timing Optimization by Net Buffering.
Rajeev Murgai
Venue
National
VLSID
Year
2005
Proceedings
VLSI Design
DBLP record
conf/vlsid/Murgai05 ↗
Browse the full
VLSID paper archive
.