Skip to content

Timing Yield Calculation Using an Impulse-Train Approach.

Srinath R. Naidu

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.