Speeding up Monte-Carlo Simulation for Statistical Timing Analysis of Digital Integrated Circuits.

Srinath R. Naidu

Browse the full VLSID paper archive.