Synchronous Controller Models for Synthesis from Communicating VHDL Processes.

Naren Narasimhan, Ranga Vemuri, Jay Roy

Browse the full VLSID paper archive.