A 105-525MHz Integer-N Phase-Locked Loop in Indigenous SCL 180nm CMOS.

Shivam Nigam, Mukund Murali, Hari Shanker Gupta, Saurabh Saxena

Browse the full VLSID paper archive.