Skip to content

Leakage Power Reduction in Dual-Vdd and Dual-Vth Designs through Probabilistic Analysis of Vth Variation.

Aswath Oruganti, Nagarajan Ranganathan

Year2006
ProceedingsVLSI Design

Browse the full VLSID paper archive.